Guild icon
wafer.space Community
ℹ️ - Information / ⁉️-questions / How to test?
Between 2026-08-31 11:59 p.m. and 2026-10-01 12:00 a.m.
Avatar
I am considering buying a 1x0.5 slot with chip on board packaging for my open source GPU. How am i supposed to test it then? I didn't find anything on the website. Do I have to design my own board? Can I use a Tiny Tapeout board? Can I connect it to my ULX3S FPGA?
Avatar
Leo Moser (mole99) 2026-09-01 7:22 a.m.
You will need to design your own motherboard according to the requirements of your chip. Here is mine, which is based on an older Tiny Tapeout board: https://github.com/mole99/waferspace-main-pcb
Main PCB for wafer.space FABulous FPGA. Contribute to mole99/waferspace-main-pcb development by creating an account on GitHub.
Avatar
Cool, thanks. Do you also know about a 1x0.5-specific version? Otherwise I guess I have to fork this and adapt the COB and pins.
Avatar
Leo Moser (mole99) 2026-09-01 8:04 a.m.
For reference, here you can find the CoB PCBs for run1: https://github.com/wafer-space/chip-on-board-wire-bonded-pcbs/tree/main/run-1 As for the main PCB, Mike created a version for the 1x0p5 CoB: https://codeberg.org/rebelmike/ws01-tinyQV-mobo-alpha
Avatar
Quick question on the 1×0p5 slot — is 3.3V DVDD available for the IO ring, or is 5V the only supported rail? I'm bridging the chip to a ULX3S (3.3V), so if 3.3V isn't available I'll put 74LVC8T245 level shifters on the interposer, which is fine. Just want to know whether the 3.3V option exists before I finalise the board.
Avatar
Leo Moser (mole99) 2026-09-01 11:16 a.m.
Afaik, only ground is shorted on the CoB PCBs. Meaning all power pins are separate and you can short them as needed. Well, you can simply run the whole chip at 3.3V (as Tiny Tapeout does it). Of course, you should use the correct liberty files for STA and your timing will be slower (with the foundry standard cell library). As for whether your chip supports separate core and I/O power domain: this depends on the pad cell library that you use. The foundry pad cell library shorts VDD/IOVDD, so there's only a single power domain that you can supply e.g. 3.3V or 5V. gf180mcu_ocd_io keeps core and I/O separate, so you can have I/O at 5V and core at 3.3V (but not the other way around). See https://github.com/wafer-space/gf180mcu-project-template#select-different-ip-libraries
Avatar
Avatar
gonsolo
I am considering buying a 1x0.5 slot with chip on board packaging for my open source GPU. How am i supposed to test it then? I didn't find anything on the website. Do I have to design my own board? Can I use a Tiny Tapeout board? Can I connect it to my ULX3S FPGA?
From that slot size I don't think you can quite cheaply get packaging to TinyTapeout COB, as it's not the same bonding. If you have better plans on what IO you'd need advice could be more on-point.
Exported 7 message(s)
Timezone: UTC+0