Guild icon
wafer.space Community
ℹ️ - Information / ⁉️-questions / SRAM rules
Between 2025-10-31 11:59 p.m. and 2025-12-01 12:00 a.m.
Avatar
Are the SRAM rules only valid for foundry provided cell ? What if I want to design my own memory array or dual port cell or stuff like that, can I use them ?
Avatar
Leo Moser (mole99) 2025-11-28 7:12 p.m.
Yes, I think that should be possible. Afaik it's not the cells that are detected, but rather the SRAM marker layer. However, as you probably know, there's no guarantee your cells will work after production, since the SRAM cells in the PDK were probably carefully designed to violate the normal core rules.
7:14 p.m.
In fact, @Tim Edwards already shrinked the 5V SRAM cells.
Avatar
I know he did but they are still 6T cells, I'm thinking about doing the same register file that I did on sky130, or a dual port cell, or rom or other things like that.
😮 1
Avatar
Leo Moser (mole99) 2025-11-28 7:17 p.m.
Yes, as long as you place the SRAM marker layer you can use the SRAM 3.3V/5V rules, as I understand it.
👍 2
Avatar
Tim 'mithro' Ansell 2025-11-28 10:37 p.m.
When using the SRAM cells DRC rules there are normally a bunch of requirements around the layout of the cells that are not specified in DRC decks and such.
10:38 p.m.
My understanding is that they can violate the rules due to the tuning to make the regular patterns print better.
Avatar
Leo Moser (mole99) 2025-11-29 7:38 a.m.
These rules are documented here:
Avatar
Since I created the 3.3V SRAM core cell myself, we'll put that theory to the test.
😮 2
Avatar
Avatar
Tim Edwards
Since I created the 3.3V SRAM core cell myself, we'll put that theory to the test.
Tim 'mithro' Ansell 2025-11-30 1:49 a.m.
Yeap! I'm interested to see how things go, I don't quite have the same pull with GF now I'm not Google.
😮 2
Exported 10 message(s)
Timezone: UTC+0