Good idea! The problem is actually not the generate loops (those are disabled at 0), but the top-level ports: inout wire [NUM_ANALOG_PADS-1:0] analog_PAD becomes inout wire [-1:0] analog_PAD.
Please open an issue on the repo so I remember to add an ifdef, or feel free to create a PR.
